

1 Publication number:

**0 275 075** A2

12

### **EUROPEAN PATENT APPLICATION**

2 Application number: 88100305.7

2 Date of filing: 12.01.88

(a) Int. Cl.4: H 01 L 29/78

H 01 L 29/62, H 01 L 21/312

30 Priority: 16.01.87 JP 7657/87

43 Date of publication of application: 20.07.88 Bulletin 88/29

Designated Contracting States:
 AT BE CH DE ES FR GB GR IT LI LU NL SE

- Applicant: HOSIDEN ELECTRONICS CO., LTD. 4-33, Kitakyuhoji 1-chome
  Yao-shi Osaka (JP)
- Inventor: Ukai, Yasuhiro c/o Hosiden Electronics Co.,Ltd.
   4-33, Kitakyuhoji 1-chome Yao-shi Osaka (JP)
- (A) Representative: Ritter und Edler von Fischern, Bernhard,Dipl.-ing. et al HOFFMANN - EITLE & PARTNER Arabellastrasse 4 D-8000 München 81 (DE)

54 Thin film transistor and method of making the same.

(f) A source electrode (12) and a drain electrode (13) are formed apart on an insulating substrate (11), and a semiconductor layer (14) is formed on the szbstrate (11) between the source and drain electrodes (12, 13). An insulating organic molecular film (21) is formed all over the source and drain electrodes (12, 13) and the semiconductor layer (14). Ions are implanted into a selected top surface region of the insulating oganic molecular film (21) corresponding to the semiconductor layer (14), by which chains of molecules in the surface region to form free carbon, providing a conductive gate electrode (22) and the remaining part of the insulating organic molecular film (21) forming a gate insulating film (23).

FIG. 2D 12 13 13

FIG. 2E

12

12

13

14

Bundesdruckerei Berlin

### THIN FILM TRANSISTOR AND METHOD OF MAKING THE SAME

5

15

20

25

30

35

40

45

50

55

60

### BACKGROUND OF THE INVENTION

The present invention relates to a thin film transistor which is used, for example, as a switching element for a picture element electrode in an active liquid crystal display element. The invention also pertains to a method for the manufacture of such a thin film transistor.

1

A conventional thin film transistor of this kind has such a structure as shown in Fig. 1, in which source and drain electrodes 12 and 13, each formed by a transparent conductive film, for instance, are disposed apart on a transparent insulating substrate as of glass and an amorphous silicon or similar semiconductor layer 14 is deposited on the substrate 11 between the source and drain electrodes 12 and 13. The semiconductor layer 14 is covered with a gate insulating film 15, on which a gate electrode 16 is formed.

The gate insulating film 15 is formed of an inorganic insulator such as  $\mathrm{SiN}_{x}$  or  $\mathrm{SiO}_{2}$  and the gate electrode 16 is formed of a metallic material such as aluminum.

In general, the gate insulating film 15 of such an inorganic insulator is formed mostly by a plasma assisted CVD (Chemical Vapor Deposition) process. However, the plasma CVD process introduces difficulty in producing the semiconductor layer 14 of good quality because its surface is bombarded with high-energy particles.

Moreover, since the conventional thin film transistor has the structure in which the gate electrode 16 is protrusively provided on the gate insulating film 15, the surface of the transistor is relatively irregular. When such thin film transistors are used in, for example, a light crystal display element, gate buses are likely to be broken by the irregularity of the transistor array. In addition, the conventional structure requires, for the formation of the gate electrode 16, two manufacturing steps of forming a metal layer and then selectively etching it away.

As a solution to the problem involved in the formation of the gate insulating film 15 through the plasma CVD process, there has also been proposed a thin film transistor of the type employing an insulating organic molecular film as the gate insulating film 15. However, this thin film transistor also uses metal for the gate electrode 16, and hence still calls for the above-mentioned two steps for the formation of the gate electrode and suffers its protrusive structure.

#### SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide a thin film transistor which is relatively flat over the entire structure including gate, source and drain electrodes.

Another object of the invention is to provide a thin film transistor which does not require any etching process for formation of a gate electrode.

According to the present invention, the gate

insulating film of the thin film transistor is formed by an insulating organic molecular film and a selected region of the gate insulating film on the opposite side from the underlying semiconductor layer is rendered into a conductive layer containing free carbon, thus providing the gate electrode.

2

That is to say, according to the present invention, the gate insulating film is formed by an insulating organic molecular film, and through ion implantation, for example, into a selected region of the gate insulating film, chains of molecules in this region are cut to form free carbon, by which conductivity is imparted to the region, obtaining the gate electrode. In this way, the gate electrode can be obtained with such a simple process and it does not protrude from the surface of the device.

### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a cross-sectional view showing a conventional thin film transistor;

Figs. 2A-2E illustrate, in cross-section, a sequence of steps involved in the manufacture of the thin film transistor of the present invention; and

Fig. 3 is a graph showing the relationship between the amount of polyimide ions implanted and the surface resistivity.

# DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring first to Figs. 2A-2E, an example of the thin film transistor of the present invention will hereinafter be described along with its manufacturing method.

The manufacture starts with the preparation of the transparent insulating substrate 11 as of glass, such as shown in Fig. 2A. Then the source electrode 12 and the drain electrode 13, each of which is a transparent conductive film of ITO, for example, are formed apart on the substrate 11, as depicted in Fig. 2B. After this, the semiconductor layer 14 of amorphous silicon, for instance, is formed on the substrate 11 between the source and drain electrodes 12 and 13 as shown in Fig. 2C.

Next, in this embodiment, an insulating organic molecular film 21 of polyimide, for example, is deposited all over the surfaces of the electrodes 12 and 13 and the layer 14 as depicted in Fig. 2D. The formation of the film 21 can be achieved by use of a spinner coating, offset printing, LB (Langmuir-Blodgett), or like process. The material for the insulating organic molecular film 21 need not always be the polyimide but may also be stearic acid, diacetylene, phthalocyanine, anthracene, or the like.

Next, as shown in Fig. 2E, for example, N+ ions are selectively implanted into the top surface of the insulating organic molecular film 21, corresponding to the semiconductor layer 14, in an amount of 1 x 10<sup>17</sup> ions/cm<sup>2</sup> or so with an accelerating energy of 90 KeV, by which chains of molecules in the limited upper region of the insulating organic molecular film

15

20

30

35

40

50

55

60

21 are cut to form free carbon and hence provide conductivity therein, forming a gate electrode 22. The thickness, sheet resistance, permeability and work function of the gate electrode 22 are determined according to the conditions for the ion implantation. The intermediate portion of the organic molecular film 21 between the gate electrode 22 and the semiconductor layer 14 will act as a gate insulating film 23.

The thicknesses of the gate electrode 22 and the gate insulating film 23 are selected in the ranges of, for instance, from 300 n.m. (3000 Å) to 1 µm and from 100 - 300 n.m. (1000 to 3000 A), respectively. Accordingly, the thickness of the insulating organic molecular film 21, which is formed in the step shown in Fig. 2D, is selected substantially in the range of 400 - 1300 n.m. (4000 to 13000 Å). Incidentally, when Ar+ ions were implanted into a polyimide film with an acceleration energy of 150 KeV, the relationship between the surface resistivity of the film and the amount of ions implanted was such as shown in Fig. 3, from which it appears that the surface resistivity increases with an increase in the amount of ions implanted. Furthermore, the surface resistivity diminishes as the ion beam current density increases.

The formation of the gate electrode 22 can be achieved by ion implantation into a predetermined region through use of a mask. It is also possible to perform the ion implantation into the predetermined region, without using the mask, by controlling an ion beam for X-Y scanning.

As described above, the thin film transistor of the present invention uses an insulating organic molecular film as the gate insulating film, so that the manufacture of this thin film transistor does not involve the use of such a plasma CVD process as would be needed for the formation of an inorganic insulating film. Accordingly, the semiconductor layer 14 of good quality can be obtained.

In addition, since the region of the gate insulating film on the opposite side from the semiconductor layer 14 is rendered into a conductive region containing free carbon for use as the gate electrode, its formation can be achieved simply by ion implantation. Therefore, the manufacturing process of the thin film transistor is simple as compared with the prior art process which involves two steps of forming a metallic film and selectively etching it away, for the formation of the gate electrode.

Moreover, since the gate electrode is formed in a limited region of the surface layer of the gate insulating film, the surface of the device is less uneven than in the case where a gate electrode of metal is formed on the gate insulating film. For instance, when the thin film transistor of the present Invention is employed in a liquid crystal display element, wiring such as a gate bus does not much protrude from the surface of the device. This will lessen the possibility of breakage of the wiring, ensuring enhancement of the yield rate of product.

In the case of using the thin film transistor of the present invention in the liquid crystal display element, the insulating organic molecular layer 21 is formed all over the surfaces of the underlying layers

and is processed for orientation. This eliminates the necessity of providing an oriented film and makes the surface of the device less uneven.

The characteristics of the thin film transistor can be controlled as desired, by selecting the conditions for ion implantation so that the gate electrode 22 may have desired sheet resistance and work function.

It will be apparent that many modifications and variations may be effected without departing from the scope of the novel concepts of the present invention.

#### Claims

1. A thin film transistor comprising: a source electrode (12) and a drain electrode (13) formed apart on an insulating substrate (11);

a semiconductor layer (14) formed on he substrate (11) between the source (12) and drain (13) electrodes:

a gate insulating film (23) formed in contact with the semiconductor (14); and

a gate electrode (22) formed in contact with the gate insulating film (23);

wherein the gate insulating film (23) is an insulating organic molecular film (21); and wherein the gate electrode (22) is formed by a conductive layer containing free carbon in a selected region of the gate insulating film (23) on the opposite side from the semiconductor

layer (14).

2. The thin film transistor of claim 1, wherein the insulating organic molecular film (21) is formed of polyimide.

3. The thin film transistor of claim 1, wherein the insulating organic molecular film (21) is formed of stearic acid.

4. The thin film transistor of claim 1, wherein the insulating organic molecular film (21) is formed of diacetylene.

5. The thin film transistor of claim 1, wherein the insulating organic molecular film (21) is formed of phthalocyanine.

6. The thin film transistor of claim 1, wherein the insulating organic molecular film (21) is formed of anthracene.

7. The thin film transistor of claim 1, wherein the gate electrode (22) and the gate insulating film (23) are 300 n.m. (3000 Å) to 1  $\mu$ m and 100 to 300 n.m. (1000 to 3000Å) thick, respectively.

8. A method for the manufacture of a thin film transistor comprising the steps of: forming source and drain electrodes (12, 13)

apart on an insulating substrate (11);

forming a semiconductor layer (14) on the insulating substrate (11) between the source and dain electrodes (12, 13);

forming an insulating organic molecular film (21) all over the source and drain electrodes (12, 13) and the semiconductor layer (14); and

selectively implanting ions into the top surface

3

of the insulating organic molecular film (21), corresponding to the semiconductor layer (14), whereby chains of molecules in the surface region of the insulating organic molecular film (210 are cut to form free carbon, providing a conductive gate electrode (22).

9. The manufacturing method of claim 8, wherein the formation of the insulating organic molecular film (21) is performed by a spinner coating, offset printing, or Langmuir-Blodgett process.

10. The manufacturing method of claim 8, wherein the ion implantation is performed by implanting N+ ions at an acceleration energy of 90 KeV.


11. The manufacturing method of claim 8, wherein the ion implantation is performed by implanting AR+ ions at an acceleration energy of 150 KeV.


12. The manufacturing method of claim 8, wherein the insulating organic molecular film (21) is formed of any one of polyimide, stearic acid, diacetylene, phthalocyanine, and anthracene.

13. The manufacturing method of claim 8, wherein the ion implantation is performed selectively for a predetermined region through use of a mask.

14. The manufacturing method of claim 8, wherein the ion implantation is performed selectively for a predetermined region through control of ion beam scanning.

FIG. 1 PRIOR ART








BNSDOCID: <EP\_\_\_\_\_0275075A2\_I\_>














BNSDOCID: <EP\_\_\_\_\_0275075A2\_I

11 Publication number:

**0 275 075** A3

(12)

## **EUROPEAN PATENT APPLICATION**

21 Application number: 88100305.7


② Date of filing: 12.01.88

(5) Int. Cl.4: H01L 29/78 , H01L 29/62 , H01L 21/312

- Priority: 16.01.87 JP 7657/87
- Date of publication of application: 20.07.88 Bulletin 88/29
- Designated Contracting States:
  AT BE CH DE ES FR GB GR IT LI LU NL SE
- Date of deferred publication of the search report: 12.04.89 Bulletin 89/15
- Applicant: HOSIDEN ELECTRONICS CO., LTD. 4-33, Kitakyuhoji 1-chome Yao-shi Osaka(JP)
- Inventor: Ukai, Yasuhiro c/o Hosiden Electronics Co.,Ltd.
   4-33, Kitakyuhoji 1-chome Yao-shi Osaka(JP)
- Representative: Ritter und Edler von Fischern,
  Bernhard,Dipl.-Ing. et al
  HOFFMANN EITLE & PARTNER
  Arabellastrasse 4
  D-8000 München 81(DE)
- (S) Thin film transistor and method of making the same.
- (13) are formed apart on an insulating substrate (11), and a semiconductor layer (14) is formed on the szbstrate (11) between the source and drain electrodes (12, 13). An insulating organic molecular film (21) is formed all over the source and drain electrodes (12, 13) and the semiconductor layer (14). lons are implanted into a selected top surface region of the insulating oganic molecular film (21) corresponding to the semiconductor layer (14), by which chains of molecules in the surface region to form free carbon, providing a conductive gate electrode (22) and the remaining part of the insulating organic molecular film (21) forming a gate insulating film (23).

FIG. 2D 12 21 21 13

FIG. 2E



Xerox Copy Centre

## EUROPEAN SEARCH REPORT

Application Number

EP 88 10 0305

				LF 00 10 03
		IDERED TO BE RELEVA	NT	
Category	Citation of document with of relevant p	indication, where appropriate, assages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl. 4)
Y	1982, pages 395-399   Lausanne, CH; J.P.	films in amorphous	1,3,4	H 01 L 29/78 H 01 L 29/62 H 01 L 21/312
A	IDEM		8,9,12	
Y	EP-A-O 134 026 (PC CENTRUMBADAN MOLEKU MAKROMOLEKULARNYCH) * Page 7, line 12 - abstract *		1,3,4	
Α	141 (E-406)[2198].	F JAPAN, vol. 10, no. 24th May 1986; & CHI SEISAKUSHO K.K.)	1,2	
A	1, no. 2, October/E 93-95, John Wiley & Chichester, Sussex,	GB; M.T. FOWLER et electroluminescence elangmuir-blodgett	1,5	TECHNICAL FIELDS SEARCHED (Int. Cl.4)  H 01 L
	The present search report has i			
TUE	Place of search HAGUE	Date of completion of the search		Examiner
	CATEGORY OF CITED DOCUME	E : earlier patent	ciple underlying the	LET B.J.R. invention ished on, or
Y: par - doc A: tecl	icularly relevant if combined with an ument of the same category. nnological background	L 2 document cité	ed in the application ed for other reasons	
O: nor	a-written disclosure rmediate document	& : member of the document	e same patent family	y, corresponding

EPO FORM 1503 03.82 (PO401)

BNSDOCID: <EP\_\_\_\_0275075A3\_I\_>

## **EUROPEAN SEARCH REPORT**

Application Number

ED 88 10 0305

				EP 88 10 03	
		DERED TO BE RELEVA	NT		
Category	Citation of document with inc of relevant pass	lication, where appropriate, sages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.4)	
A	THIN SOLID FILMS, vo 1979, pages 265-277, S.A., NL; P.S. VINCE "Preparation of lang "built-up" multilaye lightly substituted anthracene" * Abstract; page 266	Elsevier Sequoia TT et al.: muir-blodgett r films of a model aromatic	1,6	·	
A	APPLIED PHYSICS LETT 4, 15th August 1984, American Institute o York, US; N. KOSHIDA "Application of ion doping of polyacetyl * Whole article *	pages 436-437, f Physics, New et al.: implantation for	8		
			·	TECHNICAL FIELDS SEARCHED (Int. Cl.4)	
	·				
	The present search report has bee	n drawn up for all claims			
		Date of completion of the search		Examiner	
		27-01-1989	BAIL	LET B.J.R.	
CATEGORY OF CITED DOCUMENTS  X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A; technological background O: non-written disclosure P: intermediate document		E: earlier patent after the filing D: document cite L: document cite	T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons  &: member of the same patent family, corresponding		

THIS PAGE BLANK (USPTO)